wohali 💯@libc usually net[7:0] for Verilog notation or net[7 downto 0] in VHDL.
Verilog is the more common syntax and you'll see this type of notation on schematics more often in my experience.
Jonkman Microblog is a social network, courtesy of SOBAC Microcomputer Services. It runs on GNU social, version 1.2.0-beta5, available under the GNU Affero General Public License.
All Jonkman Microblog content and data are available under the Creative Commons Attribution 3.0 license.